Processor Design for Anti-Jamming of Satellite Navigation Based on FPGA

To realize the function of the entire digital anti-jamming system in FPGA, hardware resources should be multiplexed. A complex floating point processing unit (CFPU), which has been designed and can simplify multiplex strategy when the algorithm was implemented in FPGA, used the less hardware resources and solved the problem of being lack of hardware resources. Simulation results show that CFPU and DSP TMS320C6713 almost get the same computation results in solving the same equation, CFPU with 92 MHz and 176 MHz has 53.5 and 78.0 times computation speed relative to TMS320C6713 with 200 MHz. Outdoor test shows that anti-jamming processor has good anti-jamming ability.