HU Zheng-wei, ZHONG Shun-an, CHEN He. RTL Module Design of Data-RAM for Floating-Point Digital Signal ProcessorJ. Transactions of Beijing institute of Technology, 2007, (1): 68-72.
Citation: HU Zheng-wei, ZHONG Shun-an, CHEN He. RTL Module Design of Data-RAM for Floating-Point Digital Signal ProcessorJ. Transactions of Beijing institute of Technology, 2007, (1): 68-72.

RTL Module Design of Data-RAM for Floating-Point Digital Signal Processor

  • A register translation level(RTL) module design method of Data-RAM for double precision float-point digital signal processor is proposed.Structure and accessing principles of Data-RAM are studied.By using top down method and VHDL,RTL module is designed and the correctness of function confirmed.This RTL module supports access in three addresses independently.The access modes include byte,half word,word,double word.Two 64?bit data can be read and one 32?bit data can be written or read in one clock cycle,if accesses do not conflict.The design of Data-RAM on gates level and physical level can be directed by this RTL module.
  • loading

Catalog

    Turn off MathJax
    Article Contents

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return
    Baidu
    map